1. Design the corresponding algorithm processing module according to related digital image processing algorithm, and compile detailed design report;
2. Preparation, simulation and debugging of VHDL/Verilog code;
3. Timely analysis and resource optimization of design module;
4. Design and debugging of common interface logic, bus and so on;
5. Other work assigned by superiors.